This listing is over a month old and likely no longer available.
STA Engineer
USTIndiaOpen to all31 people scored this
Description
STA Engineer Job Description: You will be part of a Physical Design / Timing Closure team for projects with GHz freq range and cutting-edge technologies. You will develop timing constraints for full chip or block level and be responsible for STA signoff for a complex multi-clock, multi-voltage SoCs. You will be responsible for Synthesis, Timing Analysis (STA), CTS at Full Chip or block level for Lower tech node ( Below 14nm) Desired Skills and Experience: B. Tech. / M. Tech. with 4-10 years of …
Similar roles
Scrum Master
UST · Nottingham, UK
Data Center Engineer
UST · Greater Bristol Area, UK
SAP ABAP GenAI / Joule / Innovation / Accelerators Architect | 12 Years | Any UST Location | Immediate Joiner
UST · Bangalore
lead
Cyberproof Chief Technology Officer
UST · Aliso Viejo, US
c-suite
SAP MDK / SAP Asset Manager Consultant | 7 Years | Any UST Location | Immediate Joiner
UST · Bangalore
manager
Want to know your chances? OpteroAI predicts your offer probability for this role based on your profile.
See your offer scoreFree to start. No credit card.
Glassdoor rating3.5/5
IndustryIT Jobs
Company Insights
Glassdoor rating
3.5